Constraining designs for syntheis and timing analysis : a practical guide to synopsys design constraints (SDC)
Saved in:
| Main Authors: | Gangadharan, Sridhar, Churiwala, Sanjay (Author) |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
New York :
Springer,
c2013.
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Secure integrated circuits and systems
Published: (2010) -
Timing
by: Sapatnekar, Sachin S., 1967-
Published: (2004) -
Introduction to integrated circuit engineering
by: Reinhard, D. K.
Published: (1987) -
Ανάλυση και σχεδίαση κυκλωμάτων ψηφιακής λογικής
by: Nelson, Victor P.
Published: (2007) -
Ψηφιακά ολοκληρωμένα κυκλώματα :
by: Rabaey, Jan M., et al.
Published: (2006)