Academic Journal
Προβολή σε EDS

Architecture and Design of 1.6-GS/s Digital Frequency Up/Down Converter Based on Polyphase Filter Bank

Λεπτομέρειες βιβλιογραφικής εγγραφής
Τίτλος: Architecture and Design of 1.6-GS/s Digital Frequency Up/Down Converter Based on Polyphase Filter Bank
Συγγραφείς: Palani, R.K., Srivastava, A., Barola, R., Saha, K.
Πηγή: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 34(10):3212-3220 Oct, 2026
Βάση Δεδομένων: IEEE Xplore Digital Library
FullText Links:
  – Type: other
Text:
  Availability: 0
Header DbId: edseee
DbLabel: IEEE Xplore Digital Library
An: edseee.11630671
RelevancyScore: 1163
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 1162.99951171875
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Architecture and Design of 1.6-GS/s Digital Frequency Up/Down Converter Based on Polyphase Filter Bank
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Palani%2C+R%2EK%2E%22">Palani, R.K.</searchLink><br /><searchLink fieldCode="AR" term="%22Srivastava%2C+A%2E%22">Srivastava, A.</searchLink><br /><searchLink fieldCode="AR" term="%22Barola%2C+R%2E%22">Barola, R.</searchLink><br /><searchLink fieldCode="AR" term="%22Saha%2C+K%2E%22">Saha, K.</searchLink>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 34(10):3212-3220 Oct, 2026
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edseee&AN=edseee.11630671
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/TVLSI.2026.3715920
    PhysicalDescription:
      Pagination:
        PageCount: 9
        StartPage: 3212
    Titles:
      – TitleFull: Architecture and Design of 1.6-GS/s Digital Frequency Up/Down Converter Based on Polyphase Filter Bank
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Palani, R.K.
      – PersonEntity:
          Name:
            NameFull: Srivastava, A.
      – PersonEntity:
          Name:
            NameFull: Barola, R.
      – PersonEntity:
          Name:
            NameFull: Saha, K.
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 10
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 10638210
            – Type: issn-print
              Value: 15579999
            – Type: issn-locals
              Value: edseee.IEEEJournals
          Numbering:
            – Type: volume
              Value: 34
            – Type: issue
              Value: 10
          Titles:
            – TitleFull: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, IEEE Trans. VLSI Syst.
              Type: main
ResultId 1