Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-bit Miller-Rabin Primality Testing

Λεπτομέρειες βιβλιογραφικής εγγραφής
Τίτλος: Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-bit Miller-Rabin Primality Testing
Συγγραφείς: Kolagatla, Venkata Reddy, Raveendran, Aneesh, Desalphine, Vivian
Πηγή: 2024 28th International Symposium on VLSI Design and Test (VDAT) VLSI Design and Test (VDAT), 2024 28th International Symposium on. :1-6 Sep, 2024
Relation: 2024 28th International Symposium on VLSI Design and Test (VDAT)
Βάση Δεδομένων: IEEE Xplore Digital Library
FullText Text:
  Availability: 0
Header DbId: edseee
DbLabel: IEEE Xplore Digital Library
An: edseee.10705670
RelevancyScore: 1082
AccessLevel: 2
PubType: Conference
PubTypeId: conference
PreciseRelevancyScore: 1082.41284179688
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-bit Miller-Rabin Primality Testing
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Kolagatla%2C+Venkata+Reddy%22">Kolagatla, Venkata Reddy</searchLink><br /><searchLink fieldCode="AR" term="%22Raveendran%2C+Aneesh%22">Raveendran, Aneesh</searchLink><br /><searchLink fieldCode="AR" term="%22Desalphine%2C+Vivian%22">Desalphine, Vivian</searchLink>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: 2024 28th International Symposium on VLSI Design and Test (VDAT) VLSI Design and Test (VDAT), 2024 28th International Symposium on. :1-6 Sep, 2024
– Name: NoteTitleSource
  Label: Relation
  Group: SrcInfo
  Data: 2024 28th International Symposium on VLSI Design and Test (VDAT)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edseee&AN=edseee.10705670
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/VDAT63601.2024.10705670
    PhysicalDescription:
      Pagination:
        PageCount: 6
        StartPage: 1
    Titles:
      – TitleFull: Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-bit Miller-Rabin Primality Testing
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Kolagatla, Venkata Reddy
      – PersonEntity:
          Name:
            NameFull: Raveendran, Aneesh
      – PersonEntity:
          Name:
            NameFull: Desalphine, Vivian
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 09
              Type: published
              Y: 2024
          Identifiers:
            – Type: isbn-print
              Value: 9798350380101
            – Type: issn-print
              Value: 27680800
            – Type: issn-locals
              Value: edseee.IEEEConferenc
          Titles:
            – TitleFull: 2024 28th International Symposium on VLSI Design and Test (VDAT), VLSI Design and Test (VDAT), 2024 28th International Symposium on
              Type: main
ResultId 1