Conference

Optimization of the Versatile Tensor Accelerator (VTA) Load Module in a Time-Triggered Memory Access

Bibliographic Details
Title: Optimization of the Versatile Tensor Accelerator (VTA) Load Module in a Time-Triggered Memory Access
Authors: Ezekiel, Aniebiet Micheal, Onwuchekwa, Daniel, Obermaisser, Roman
Source: 2023 26th Euromicro Conference on Digital System Design (DSD) DSD Digital System Design (DSD), 2023 26th Euromicro Conference on. :146-152 Sep, 2023
Relation: 2023 26th Euromicro Conference on Digital System Design (DSD)
Database: IEEE Xplore Digital Library
FullText Text:
  Availability: 0
Header DbId: edseee
DbLabel: IEEE Xplore Digital Library
An: edseee.10456805
RelevancyScore: 1059
AccessLevel: 2
PubType: Conference
PubTypeId: conference
PreciseRelevancyScore: 1059.03625488281
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Optimization of the Versatile Tensor Accelerator (VTA) Load Module in a Time-Triggered Memory Access
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Ezekiel%2C+Aniebiet+Micheal%22">Ezekiel, Aniebiet Micheal</searchLink><br /><searchLink fieldCode="AR" term="%22Onwuchekwa%2C+Daniel%22">Onwuchekwa, Daniel</searchLink><br /><searchLink fieldCode="AR" term="%22Obermaisser%2C+Roman%22">Obermaisser, Roman</searchLink>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: 2023 26th Euromicro Conference on Digital System Design (DSD) DSD Digital System Design (DSD), 2023 26th Euromicro Conference on. :146-152 Sep, 2023
– Name: NoteTitleSource
  Label: Relation
  Group: SrcInfo
  Data: 2023 26th Euromicro Conference on Digital System Design (DSD)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edseee&AN=edseee.10456805
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/DSD60849.2023.00030
    PhysicalDescription:
      Pagination:
        PageCount: 7
        StartPage: 146
    Titles:
      – TitleFull: Optimization of the Versatile Tensor Accelerator (VTA) Load Module in a Time-Triggered Memory Access
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Ezekiel, Aniebiet Micheal
      – PersonEntity:
          Name:
            NameFull: Onwuchekwa, Daniel
      – PersonEntity:
          Name:
            NameFull: Obermaisser, Roman
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 06
              M: 09
              Type: published
              Y: 2023
          Identifiers:
            – Type: isbn-print
              Value: 9798350344196
            – Type: issn-print
              Value: 27712508
            – Type: issn-locals
              Value: edseee.IEEEConferenc
          Titles:
            – TitleFull: 2023 26th Euromicro Conference on Digital System Design (DSD), Digital System Design (DSD), 2023 26th Euromicro Conference on, DSD
              Type: main
ResultId 1