Accelerating many-core, heterogeneous, and distributed architectures with hardware runtimes and programming models

Authors: De Haro Ruiz, Juan Miguel

Contributors: University/Department: Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors

Thesis Advisors: Álvarez Martínez, Carlos, Jiménez González, Daniel

Source: TDX (Tesis Doctorals en Xarxa)

Subject Terms: High Performance Computing (HPC), Field-Programmable Gate Array (PFGA), task scheduling, task-based programming models, computer architecture, CPU, MPI, High-Level Synthesis (HLS), energy efficiency, programmability, many-core architectures, FPGA clusters, hardware runtimes, hardware acceleration, ASIC, Implicit Message Passing (IMP), Àrees temàtiques de la UPC::Informàtica, 004 - Informàtica

File Description: application/pdf

Access URL: http://hdl.handle.net/10803/695347
https://dx.doi.org/10.5821/dissertation-2117-442722

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration

Authors: Yin, Mengyuan, Ming Choong, Benjamin Chen, Qu, Chuping, Mong Goh, Rick Siow, Wong, Weng-Fai, Luo, Tao

Source: 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD) Computer Aided Design (ICCAD), 2025 IEEE/ACM International Conference On. :1-9 Oct, 2025

Relation: 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)

LEAF: Lightweight and Efficient Hardware Accelerator for Signature Verification of FALCON

Authors: Coulon, Samuel, Xiong, Jinjun, Xie, Jiafeng

Source: 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD) Computer Aided Design (ICCAD), 2025 IEEE/ACM International Conference On. :1-9 Oct, 2025

Relation: 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)

CoBloom: An FPGA Accelerator System for Bloom Filter Insertion in Genomics Applications

Authors: Hardison, Patrick, Kjellqvist, Chris, Liang, Ning, Wills, Lisa Wu

Source: 2025 IEEE International Symposium on Workload Characterization (IISWC) IISWC Workload Characterization (IISWC), 2025 IEEE International Symposium on. :524-528 Oct, 2025

Relation: 2025 IEEE International Symposium on Workload Characterization (IISWC)

Independently Reconfigurable Multiband All-Digital Transmitter Using SMASH Delta-Sigma Modulation

Authors: Xu, J., Li, Y.C., Xue, W., Feng, Y., Yang, J., Xue, Q.

Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 33(12):3252-3263 Dec, 2025

Integrated Multimode Adaptive CSS Modulation Based on OCDM-IM for UWA Communication

Authors: Jia, Z., Zhang, R., You, Z., Chen, Z., Yuan, F.

Source: IEEE Transactions on Industrial Informatics IEEE Trans. Ind. Inf. Industrial Informatics, IEEE Transactions on. 21(12):9968-9979 Dec, 2025

IRCA-TRNG: A Lightweight Dual-Ring Chaotic TRNG With Perturbation Refresh for High Throughput

Authors: Yao, L., Kang, P., Shi, D., Xu, Y., Zhu, Y., Huang, Z., Liang, H., Lu, Y., Yan, A., Zhang, Y.

Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 33(12):3329-3340 Dec, 2025

A Novel Approach to Construct 1-D Discrete Complex Variable Chaotic Systems and Its Application

Authors: Sun, X., Zheng, J., Xie, Y., He, P.

Source: IEEE Transactions on Industrial Informatics IEEE Trans. Ind. Inf. Industrial Informatics, IEEE Transactions on. 21(12):9655-9665 Dec, 2025

Bursting Firings in Memristive Hopfield Neural Network With Image Encryption and Hardware Implementation

Authors: Yu, F., He, S., Yao, W., Cai, S., Xu, Q.

Source: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on. 44(12):4564-4576 Dec, 2025

Energy-Preserving Indirect-Feedback for Wireless Power Transfer: Algorithm and Hardware Architecture

Authors: Sarma, S., Shrestha, R., Chaurasiya, R.B.

Source: IEEE Transactions on Green Communications and Networking IEEE Trans. Green Commun. Netw. Green Communications and Networking, IEEE Transactions on. 9(4):1851-1865 Dec, 2025

MAD-Flow: An Efficient Deployment Flow for Memory-Bank-Based Anomaly Detection on FPGA-SoCs

Authors: Wu, W., Chen, C., Wu, Y., Wang, H.

Source: IEEE Internet of Things Journal IEEE Internet Things J. Internet of Things Journal, IEEE. 12(22):48416-48427 Nov, 2025

Photonic MMW Real-Time System: FPGA-Enabled Low-Complexity Frequency Offset Estimation and Symbol Synchronization

Authors: Zheng, T., Wang, K., Hu, S., Yang, X., Wang, M., Bian, C., Zhou, W., Yu, J.

Source: IEEE Transactions on Microwave Theory and Techniques IEEE Trans. Microwave Theory Techn. Microwave Theory and Techniques, IEEE Transactions on. 73(11):9605-9615 Nov, 2025

Architectural Exploration and Implementation of CERN LHC Trigger Algorithm With FPGA

Authors: Devadze, S., Nielsen, C.E., Cherezova, N., Mihhailov, D., Ellervee, P.

Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 33(11):2998-3007 Nov, 2025

Rule-Based Reinforcement Learning on FPGA for QoS-Aware Dynamic Frequency Scaling

Authors: Maurer, F., Meidinger, M., Lu, Y., Schlemmer, M., Hallermeier, T., Surhonne, A., Wild, T., Herkersdorf, A.

Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 33(11):3008-3017 Nov, 2025

DATA: A Memory-Efficient Deformable Transformer Accelerator via Neural Architecture Search

Authors: Zhao, M., Mao, W., Wang, Z.

Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 33(11):3097-3108 Nov, 2025

A 50 Gb/s Real-Time Wireless Communication System at 252 GHz Using FPGA Baseband Modem

Authors: Zhang, T., Zhang, H., Zhu, H., Lin, J., Huang, X., Du, J., Yang, Y.

Source: IEEE Transactions on Terahertz Science and Technology IEEE Trans. THz Sci. Technol. Terahertz Science and Technology, IEEE Transactions on. 15(6):1055-1067 Nov, 2025

Real-Time Simulation Method Based on Voltage Controlled Current Source for Power Electronic Converters With Low Resource Consumption

Authors: Sun, Z., Li, Z., Zhang, Y., Wang, G.

Source: IEEE Transactions on Power Electronics IEEE Trans. Power Electron. Power Electronics, IEEE Transactions on. 40(11):16894-16905 Nov, 2025

RT-FLOW: FPGA Implementation of Real-Time Optical-Flow-Based SLAM for High-Speed Tracking and High-Quality Mapping

Authors: Li, M., Zhang, Y., He, S., Liu, Q., Zeng, X., Chen, C., Zhu, H.

Source: IEEE Transactions on Circuits and Systems I: Regular Papers IEEE Trans. Circuits Syst. I Circuits and Systems I: Regular Papers, IEEE Transactions on. 72(11):6423-6435 Nov, 2025

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers

Authors: Xu, Z., Guo, S., Zhao, G., Zou, P., Li, X., Jiang, H.

Source: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on. 44(11):4405-4418 Nov, 2025

Routability-Driven Macro Placement Engine for Modern FPGAs With Complex Cascade Shape and Region Constraints

Authors: Gu, H., Gu, J., Peng, K., Chen, J., Yang, J., Zhu, Z.

Source: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on. 44(11):4381-4394 Nov, 2025